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Abstract 
Reduclng instruction memory requmments by unprovmg code denslty uslng compres- 
slon techniques has been the alm of much recent work on embedded devices Prevlous 
work has been successful m improvrng compression ratios with modest decompres- 
slon overhead for general purpose RISC architectures This thesls descnbes the design 
and unplementatlon of a code compressron advisory system The object of the tool is 
to asslst the designer of an embedded processor who wishes to evaluate vanous com- 
presslon schemes with respect to compression ratios, and effects on cache rmsses, bus 
toggles and so forth The tool frees the designer from the tedium of wntlng code that 
exhaust~vely checks all optlons and provrdes a conven~ent mterface that enables the 
user to vary vanous parameters and observe theu effect on performance We have 
exerclsed the tool on a representative of a VLIW architecture, the TI TMS320C62x 
processor and a representative of a RISC arch~tecture, the Intel StrongARM For an 
lnstructlon set architecture aware scheme proposed by us we report average compres- 
slon ratios as low as 68% on the Mediabench workload We have also Interfaced the 
tool with cycle level simulators for these two architectures and report results related to 
space time tradeoffs, bus toggles and cache mlsses 
